

**WHAT IS CLAIMED IS:**

1. A method comprising:  
a transmitting device transmitting data at a first non-zero rate to a memory for storage therein during a first period of time;  
the transmitting device transmitting data at a second non-zero rate to the memory for storage therein during a second period of time;  
wherein the second period of time is subsequent to the first period of time, and;  
wherein the second non-zero rate is greater than or less than the first non-zero rate.

2. The method of claim 1 wherein the memory device comprises a FIFO buffer:

3. The method of claim 1 wherein the transmitting device is contained in a switching fabric, wherein the memory is contained in a line card coupled to the switching fabric via a data link, and wherein the transmitter transmits data via the data link to the memory for storage therein.

4. The method of claim 1 further comprising:  
generating a rate control signal to the transmitting device instructing the transmitting device to stop transmitting data at the first non-zero rate and start transmitting data at the second non-zero rate;  
transmitting the rate control signal to the transmitting device;  
wherein the transmitting device stops transmitting data to the memory device at the first data rate and starts transmitting data to the memory device at the second data rate in response to the transmitting device receiving the rate control signal.

5. The method of claim 4 further comprising:  
generating first data quantity value representing a quantity of data stored in the memory device at a first point in time;  
comparing the first data quantity value to a first predetermined value;

5 wherein the rate control signal is generated in response to comparing the first data  
6 quantity value to the first predetermined value.

1 6. The method of claim 5 further comprising:  
2 comparing the first data quantity value to a plurality of predetermined values, wherein the  
3 first predetermined value is one of the plurality of first predetermined values;  
4 wherein the rate control signal is generated in response to comparing the first data  
5 quantity value to the plurality of predetermined values.

1 7. The method of claim 5 further comprising:  
2 generating second data quantity value representing a quantity of data stored in the  
3 memory device at a second point in time, wherein the second point in time is prior  
4 to the first point in time;  
5 comparing the first data quantity value to the second data quantity value;  
6 wherein the rate control signal is generated if the first data quantity value is not equal to  
7 the second data quantity value.

1 8. The method of claim 5 wherein generating the first data quantity value comprises:  
2 generating total data input count at the first point in time, wherein the total data input  
3 count represents a quantity of data input to the memory device during a period of  
4 time ending in the first point in time;  
5 generating total data output count at the first point in time, wherein the total data output  
6 count represents a quantity of data output from the memory device during the  
7 period of time ending in the first point in time;  
8 subtracting the total data output count from total data input count.

1 9. The method of claim 7 wherein the second non-zero rate is greater than the first  
2 non-zero rate if the second data quantity value is less than the first data quantity value, and  
3 wherein the second non-zero rate is less than the first non-zero rate if the second data quantity  
4 value is less than the first data quantity value.

1           10.    An apparatus comprising:  
2           a memory device configured to receive data from a transmitting device for storage  
3           therein;  
4           a circuit configured to generate and transmit a rate control signal instructing the  
5           transmitting device to stop transmitting data to the memory device at a first non-  
6           zero rate and to begin transmitting data to the memory device at a second non-  
7           zero rate;  
8           wherein the second non-zero rate is greater than or less than the first non-zero rate.

1           11.    The apparatus of claim 10 wherein the memory device comprises a FIFO buffer.

1           12.    The apparatus of claim 10 further comprising the transmitting device, wherein the  
2           transmitting device is contained in a switching fabric, wherein the memory is contained in a line  
3           card coupled to the switching fabric via a data link, and wherein the transmitter transmits data  
4           via the data link to the memory for storage therein.

1           13.    The apparatus of claim 10 further comprising:  
2           a first circuit for generating a first data quantity value representing a quantity of data  
3           stored in the memory device at a first point in time;  
4           a first comparing circuit for comparing the first data quantity value to a first  
5           predetermined value;  
6           wherein the circuit generates the rate control signal in response to comparing the first  
7           data quantity value to the first predetermined value.

1           14.    The apparatus of claim 13 further comprising:  
2           a plurality of comparing circuits, each one of which is configured to compare the first  
3           data quantity value to a respective one of a plurality of predetermined values,  
4           wherein the first comparing circuit is one of the plurality of comparing circuits,  
5           and wherein the first predetermined value is one of the plurality of first  
6           predetermined values;